

0325.00484

CD01061

FAIL-SAFE ZERO DELAY BUFFER WITH AUTOMATIC INTERNAL REFERENCE

Field of the Invention

The present invention relates to a method and/or
5 architecture for implementing zero delay buffers generally and,
more particularly, to a method and/or architecture for a zero delay
buffer featuring an automatic reference loop which generates an
internal reference clock that may be phase aligned to an externally
supplied reference clock. In the event the externally supplied
10 reference clock stops, the automatic reference loop will continue
to supply an internal reference clock.

Background of the Invention

A signal buffer that inserts essentially no additional
15 propagation delay in the signal path is required for many
applications. A phase locked loop (PLL) or delay locked loop (DLL)
based zero delay buffer can address the requirement for essentially
no additional propagation delay. A continuous clock, even in the
event of loss of a reference signal, is also required for many
20 applications.

0325.00484

CD01061

Conventional timing systems can result in problems, for example, when used in communications systems that derive timing from incoming data streams. Loss of the data stream (due to storm, interference, etc.) can result in loss of circuit timing generation
5 unless a backup timing source is available.

Conventional timing circuits can use backup reference oscillators to compensate for the loss of the primary timing reference. Conventional backup reference oscillators have multiplexers with external control logic to select between the primary and secondary (backup) reference oscillator where both the primary and secondary reference oscillator are located "off-chip".
10 However, conventional technology has the following disadvantages:
(i) external control circuitry is required to control the reference selection multiplexer, (ii) the secondary reference is not phase aligned with the primary reference, (iii) a change from the primary reference to the secondary reference and back can result in an interruption of the clock, and/or (iv) a secondary reference source
15 is required.

It would be desirable to have a zero delay buffer circuit
20 that (i) has a reference oscillator phase aligned with a primary

0325.00484
CD01061

reference oscillator and (ii) automatically provides an internal reference clock if the primary reference stops.

Summary of the Invention

5 The present invention concerns an apparatus comprising a first circuit and a second circuit. The first circuit may be configured to receive a first reference signal and generate a second reference signal. A frequency and a phase of the second reference signal may be (i) adjusted in response to the first reference signal and (ii) held when the first reference signal is lost. The second circuit may be configured to generate one or more output signals in response to the second reference signal and one of the one or more output signals. The one or more output signals may have a controlled and/or substantially zero delay with respect
10 to the first reference signal.
15

 The objects, features and advantages of the present invention include providing a method and/or architecture for a zero delay buffer with an automatic reference clock that may (i) simplify the design of clock systems, (ii) reduce or eliminate complicated decision making/control logic, (iii) reduce or
20 eliminate multiplexers, (iv) eliminate "off chip" backup reference

0325.00484

CD01061

oscillators, (v) provide a phase aligned (e.g., phase coherent) reference oscillator that provides uninterrupted operation when a primary timing reference signal is lost, (vi) provide a smooth, continuous reference oscillator operation when the primary timing 5 reference signal is restored, (vii) provide continuous clocking in the event of data derived clock loss, (viii) handle clock management/switching internally as part of the chip architecture, and/or (ix) insert negligible propagation path delay.

10 **Brief Description of the Drawings**

These and other objects, features and advantages of the present invention will be apparent from the following detailed description and the appended claims and drawings in which:

15 FIG. 1 is a block diagram of a preferred embodiment of the present invention;

FIG. 2 is a detailed block diagram of a circuit implemented in accordance with a preferred embodiment of the present invention;

20 FIG. 3 is a more detailed block diagram of the circuit of FIG. 2; and

FIG. 4 is a detailed block diagram of an alternative embodiment of a reference loop circuit of FIG. 1.

Detailed Description of the Preferred Embodiments

Referring to FIG. 1, a block diagram of a circuit 100 is shown in accordance with a preferred embodiment of the present invention. In one example, the circuit 100 may be implemented as a fail-safe zero delay buffer with an automatic reference circuit. The circuit 100 may have an input 102 that may receive a signal (e.g., EXT) and one or more outputs 104a-104n that may present one or more signals (e.g., OUT0-OUTn). The signal EXT may be a clock signal. In one example, the signal EXT may be an external reference signal. The signal EXT may be used as a primary reference for a zero delay buffer circuit. The signals OUT0-OUTn may be, in one example, output clock signals that may be in phase with each other and the signal EXT. The circuit 100 may be configured to buffer a signal with essentially no additional propagation delay in the signal path. The circuit 100 may be configured to provide a continuous clock even when the signal EXT is lost.

0325.00484

CD01061

The circuit 100 may be configured to control propagation path delay (e.g., provide advanced, retarded, and/or substantially zero delay) between the signal EXT and the signals OUT0-OUTn. The circuit 100 may be implemented on a single integrated circuit chip.

5 During normal operation, the circuit 100 may receive the signal EXT and present the signals OUT0-OUTn. However, when the signal EXT is lost, the circuit 100 may be configured to continue to generate (e.g., hold) the signals OUT0-OUTn at the last frequency presented by the signal EXT. The signals OUT0-OUTn may 10 be presented without interruption and/or phase shift when the signal EXT is lost. When the signal EXT is re-established, the circuit 100 may be configured to re-synchronize the signal REF to the signal EXT. In one example, the re-synchronization may be performed over several cycles of the signal EXT, gradually 15 synchronizing the signals OUT0-OUTn with the signal EXT. The signals OUT0-OUTn may be presented without interruption and/or phase shift when the signal EXT is re-established.

The circuit 100 may comprise a circuit 110 and a circuit 112. The circuit 110 may be implemented as a reference loop 20 circuit. The circuit 112 may be implemented as a zero delay buffer loop circuit. The circuit 110 may have an input that may receive

0325.00484

CD01061

the signal EXT and an output 114 that may present a signal (e.g., REF). The signal REF may be a clock signal. The signal REF may be used as a reference signal. The circuit 110 is generally configured to generate the signal REF in response to the signal EXT. The circuit 110 may be configured to adjust the phase and/or frequency of the signal REF in response to the signal EXT. The signal REF may be phase aligned with the signal EXT. When the signal EXT is lost, the circuit 110 may be configured to generate the signal REF with a phase and frequency similar to the phase and frequency of the signal EXT just before loss (e.g., a frequency hold feature).

The circuit 112 may have an input 116 that may receive the signal REF and one or more outputs that may present the signals OUT0-OUTn. The circuit 112 may be configured to generate the signals OUT0-OUTn in response to the signal REF.

Referring to FIG. 2, a detailed block diagram of the circuit 100 is shown. In one example, the circuit 110 may comprise a circuit 120, a circuit 122, and a timing element 124. The circuit 120 may be implemented as a phase locked loop (PLL) control circuit. The circuit 122 may be implemented as a voltage controlled oscillator (VCO). In one example, the circuit 122 may

0325.00484

CD01061

be implemented as a voltage controlled crystal oscillator (VCXO).

However, any suitable controllable oscillator (e.g., voltage controlled oscillator (VCO), current controlled oscillator (ICO), digitally controlled oscillator, digitally controlled crystal

5 oscillator, etc.) may be implemented accordingly to meet the design criteria of a particular application. The timing element 124 may

be implemented as a precision frequency reference (e.g., a crystal, a ceramic resonator, etc.). However, when low frequency drift is not required for a particular application, less precise frequency references (e.g., LC oscillator, RC oscillator, ring oscillator, etc.) may be implemented.

The circuit 120 may have an input that may receive the signal EXT, an input 126 that may receive the signal REF, and an output 128 that may present one or more signals (e.g., CTRL). The

15 circuit 120 may be configured to generate the signal CTRL in response to a phase difference between the signal EXT and the signal REF. The signal CTRL may be used to control the phase and/or frequency of the signal REF. The circuit 120 may be configured to hold or not change the signal CTRL when the signal

20 EXT is lost.

0325.00484

CD01061

The circuit 122 may have an input that may receive a signal (e.g., XIN), an output that may present a signal (e.g., XOUT), an input 130 that may receive the signal CTRL, and an output that may present the signal REF. The signal XIN may be generated by the element 124. The circuit 122 may be configured to function as a reference oscillator in response the signal CTRL. The circuit 122 is generally configured to generate the signal REF in response to the signals XIN and CTRL. When the signal EXT is lost, the circuit 122 may continue to generate the signal REF at the last frequency and/or phase set by the signal CTRL. When the signal EXT is re-acquired, the circuit 122 may be configured to re-synchronize the signal REF with the signal EXT in response to the signal CTRL without interruption and/or phase shift. In one example, the amount of phase and frequency change over time of the circuit 122 may be reduced by temperature compensation configured to increase long-term stability.

The circuit 112 may comprise a circuit 140 and a circuit 142. The circuit 140 may be implemented as a PLL circuit. The circuit 142 may be implemented as a buffer circuit. The circuit 140 may have an input that may receive the signal REF, an input 144 that may receive a signal (e.g., FBK), and an output 146 that may

0325.00484
CD01061

present a signal (e.g., FOUT). The signal FBK may be a feedback signal. In one example, the signal FBK may be an output of the circuit 142 that is fed back to the circuit 140. The signal FBK may have the same phase relationship to the signal REF as the signals OUT0-OUTn. Since the signal REF may have the same phase relationship as the signal EXT, the signals OUT0-OUTn may have the same phase relationship as the signal EXT. The signal FOUT may be 5 a clock signal. The circuit 140 may be configured to generate the signal FOUT in response to the signals REF and FBK.

10 The circuit 142 may have an input 148 that may receive the signal FOUT, one or more outputs that may present the signals OUT0-OUTn, and an output 150 that may present the signal FBK. The circuit 142 may be configured to generate the signals OUT0-OUTn and FBK in response to the signal FOUT. Alternatively, the circuit 142 15 may be configured to generate the signal FBK in response to an external signal which may enable deskew of external circuits or wiring.

Referring to FIG. 3, a more detailed block diagram of the circuit 100 is shown. In one example, the circuit 110 may be 20 implemented as either an analog or digital loop circuit. When the circuit 110 is implemented as an analog reference loop circuit, the

0325.00484

CD01061

circuit 120 may comprise, in one example, a circuit 160, a circuit 162, and a circuit 164. The circuit 160 may be implemented as a divide-by-N circuit, where N is an integer. The circuit 162 may be implemented as a phase detector circuit. The circuit 164 may be 5 implemented as an analog charge pump and loop filter circuit. When the circuit 110 is implemented as a digital loop circuit, the circuit 164 may be implemented as an up/down counter.

The circuit 160 may have an input that may receive the signal EXT and an output that may present a signal (e.g., EXT/N).
10 The signal EXT/N may be a clock signal having a frequency equal to the frequency of the signal EXT divided by N. The circuit 160 may provide cost savings by allowing the operating frequency of the circuit 122 to be lower than the frequency of the signal EXT. For example, when the frequency of the signal EXT is 100Mhz and the
15 maximum frequency of the circuit 122 is 55Mhz, the signal EXT may be divided by 2 (e.g., N=2) with the circuit 122 operating at 50Mhz. Configuring the circuit 160 to provide division by 2, 4 and/or 8 may enable the circuit 100 to operate with the signal EXT having frequencies up to 250 Mhz while the circuit 122 has an
20 operating frequency of 32Mhz or less. In one example, implementing the circuit 160 as a divide-by-4 may provide sufficient frequency

0325.00484
CD01061

range for most common applications. However, any value of N may be implemented accordingly to meet the design criteria of a particular application. In an alternative embodiment of the circuit 110 (not shown), an additional divide-by-N circuit may be implemented 5 similarly to the circuit 160 and configured to divide-by-N the signal REF that is presented to the circuit 120.

The circuit 162 may have an input that may receive the signal EXT/N, an input that may receive the signal REF, an output that may present a signal (e.g., UP), and an output that may present a signal (e.g., DN). The signals UP and DN may be control 10 signals. The signals UP and DN may be used to control the phase of the signal REF. The circuit 162 may be configured to generate the signal UP and the signal DN in response to a phase difference between the signal EXT/N and the signal REF. The circuit 122 may 15 be configured with a fixed tuning range that is less than an octave to avoid aliasing of the signal REF. When the circuit 122 is implemented with a fixed tuning range, the circuit 162 is generally implemented as a phase detector (PD) rather than a phase frequency detector (PFD). If the circuit 122 tunes more than an octave, the 20 circuit 162 is generally implemented as a phase frequency detector (PFD).

0325.00484

CD01061

The circuit 164 may have an input that may receive the signal UP, an input that may receive the signal DN, and an output that may present the signal CTRL. The circuit 164 may be configured to generate the signal CTRL in response to the signals 5 UP and DN. The circuit 122 may be configured to shift the frequency of the signal REF in response to the signal CTRL. The circuit 122 may comprise a parallel resonant circuit that has an operating point that may be shifted in response to the signal CTRL. The operating point may be shifted, in one example, by changing a 10 capacitance of the circuit 122 proportionally to the signal CTRL. When the circuit 164 is implemented as an analog charge pump and loop filter circuit, the signal CTRL may represent a voltage presented to a variable capacitance tuning varactor diode to change the capacitance. When the circuit 164 is implemented as a 15 digitally controlled up/down counter, the circuit 122 is generally implemented as a digitally controlled VCXO. In one example, the signal CTRL may be implemented as a multi-bit digital control signal. The signal CTRL may control the operating point of a parallel resonant circuit by changing the capacitance of the 20 circuit 122 in proportion to the signal CTRL.

The circuit 140 may comprise a circuit 170, a circuit 172, a circuit 174, and a circuit 176. The circuit 170 may be implemented as a divide-by-N circuit, where N is an integer. The circuit 170 may be implemented similarly to the circuit 160. The 5 circuit 172 may be implemented as a phase-frequency detector circuit. The circuit 174 may be implemented as a charge pump and loop filter circuit. The circuit 176 may be implemented as a voltage controlled oscillator (VCO).

The circuit 170 may have an input that may receive the 10 signal FBK and an output that may present a signal (e.g., FBK/N). The signal FBK/N may be a clock signal having a frequency equal to the frequency of the signal FBK divided by N where N is an integer.

The circuit 172 may have an input that may receive the signal REF, an input that may receive the signal FBK/N, an output 15 that may present a signal (e.g., PFUP), and an output that may present a signal (e.g., PFDN). The signals PFUP and PFDN may be control signals (e.g., pump-up and pump-down signals, respectively). The signals PFUP and PFDN may be used to control the phase and/or frequency of the signal FOUT. The circuit 172 may 20 be configured to generate the signals PFUP and PFDN in response to

0325.00484

CD01061

the phase and/or frequency difference between the signals REF and FBK/N.

The circuit 174 may have an input that may receive the signal PFUP, an input that may receive the signal PFDN, and an output that may present a signal (e.g., VCTRL). The signal VCTRL may be used to control the frequency and/or phase of the signal FOUT. The circuit 174 may be configured to generate the signal VCTRL in response to the signals PFUP and PFDN. The signal VCTRL may be implemented, for example, as a single-ended or differential signal or a multi-bit digital control signal.

The circuit 176 may have an input that may receive the signal VCTRL and an output that may present the signal FOUT. The circuit 176 may be configured to generate the signal FOUT in response to the signal VCTRL. The circuit 170 and the circuit 176 may cooperate to generate the signals OUT0-OUTn having a frequency that is an integer multiple of the frequency of the signal REF.

Referring to FIG. 4, a block diagram of a circuit 110' illustrating an alternative embodiment of the circuit 110 is shown. The circuit 110' may be implemented as a digitally controlled reference loop circuit. In one example, the circuit 110' may comprise a circuit 122', the circuit 160, a circuit 180, a circuit

0325.00484

CD01061

182, and a circuit 184. The circuit 122' may be implemented as a
digitally controlled VCXO. In one example, the circuit 122' may be
implemented as a Pierce oscillator. The circuit 180 may be
implemented as a digital phase detector circuit. The circuit 182
5 may be implemented as a digitally controlled up/down counter. The
circuit 184 may be implemented as a phase detector circuit.

The circuit 122' may have an input that may receive a
signal (e.g., CTR), an input pair that may be coupled to a crystal
(e.g., XTAL) or other precision frequency reference (e.g., a
10 ceramic resonator, etc.), an input that may receive a signal (e.g.,
DUP), an input that may receive a signal (e.g., DDN), and an output
that may present the signal REF. The signal CTR may be
implemented, in one example, as a multi-bit signal. For example,
the signal CTR may be an m-bit digital signal, where m is an
15 integer. The signal CTR may be used to control the frequency
and/or phase of the signal REF. The signals DUP and DDN may also
be used to control the frequency and/or phase of the signal REF.

In one example, the circuit 122' may comprise a device
190, a device 192, one or more switches 194a-194m, one or more
20 capacitors 196a-196m, a switch 198, a switch 200, a capacitor 202,
and a capacitor 204. The devices 190 and 192 may be implemented as

0325.00484

CD01061

inverting amplifiers. The element 124 may be connected in parallel with the device 190 and to one or more of the capacitors 196a-196m, the capacitor 202, and the capacitor 204 via the switches 196a-196m, 198, and 200 to form an oscillator. The device 190 may have 5 an output that may be connected to an input of the device 192. The device 192 may have an output that may present the signal REF.

The switches 194a-194m may be configured to select and
deselect the capacitors 196a-196m in response to the signal CTR.
A number of the switches 194a-194m may have a first terminal
connected to an input of the device 190 and the remainder of the
switches 194a-194m may have a first terminal connected to the
output of the device 190. In one example, the switches may be
evenly divided between the input and the output of the device 190.
The capacitors 196a-196m may each have a first terminal connected
15 to a second terminal of the switches 194a-194m, respectively, and
a second terminal connected to a supply ground (e.g., VSS). The
capacitors 196a-196m may be binary weighted. The switches 194a-
194m may be configured to couple one or more of the capacitors
196a-196m to the device 190 in response to the signal CTR. The
20 least significant bit of the signal CTR may control the switch
194a-194m connected to the smallest capacitor 196a-196m, the next

0325.00484
CD01061

most significant bit of the signal CTR may control the capacitor 196a-196n that is twice as large, etc.

The switch 198 may have a first terminal connected to the input of the device 190 and a second terminal connected to a first terminal of the capacitor 202. The capacitor 202 may have a second terminal connected to the supply ground VSS. The switch 198 may be implemented as a normally closed switch. In one example, the switch 198 may be configured to disconnect the capacitor 202 from the device 190 in response to the signal DUP. In another embodiment, the switches 198 and 200 and the capacitors 202 and 204 may be implemented on both the input and output of the inverting amplifier 190.

The switch 200 may have a first terminal connected to the output of the device 190 and a second terminal connected to a first terminal of the capacitor 204. The capacitor 204 may have a second terminal connected to the supply ground VSS. The switch 200 may be implemented as a normally open switch. In one example, the switch 200 may be configured to select the capacitor 204 in response to the signal DDN. The capacitors 202 and 204 may each be sized similarly to the capacitors 194a-194m that are controlled by the least significant bit of the signal CTR. Selection of the

0325.00484

CD01061

capacitors 194a-194n, 202, and 204 generally retards the phase (e.g., decreases the frequency) of the signal REF. De-selection of the capacitors 194a-194n, 202, and 204 generally advances the phase (e.g., increases the frequency) of the signal REF.

5 The circuit 180 may have an input that may receive the signal REF, an input that may receive the signal EXT/N, an output that may present a signal (e.g., UP/DN), and an output that may present a signal (e.g., COUNT). The signal UP/DN may control whether the counter 182 is incremented or decremented in response to the signal COUNT. When the signal EXT/N leads the signal REF, the signal UP/DN may be asserted such that the count registered by the circuit 182 will increment. When the signal REF leads the signal EXT/N, the signal UP/DN may be asserted such that the count registered by the circuit 182 will decrement. The signal COUNT may be a clocking signal that may increment/decrement the count registered in the circuit 182. The signal COUNT may be implemented as a pulse at an edge of the signal EXT/N. The circuit 180 may be configured to generate the signals UP/DN and COUNT in response to the signals REF and EXT/N.

10 The circuit 180 may have an input that may receive the signal REF, an input that may receive the signal EXT/N, an output that may present a signal (e.g., UP/DN), and an output that may present a signal (e.g., COUNT). The signal UP/DN may control whether the counter 182 is incremented or decremented in response to the signal COUNT. When the signal EXT/N leads the signal REF, the signal UP/DN may be asserted such that the count registered by the circuit 182 will increment. When the signal REF leads the signal EXT/N, the signal UP/DN may be asserted such that the count registered by the circuit 182 will decrement. The signal COUNT may be a clocking signal that may increment/decrement the count registered in the circuit 182. The signal COUNT may be implemented as a pulse at an edge of the signal EXT/N. The circuit 180 may be configured to generate the signals UP/DN and COUNT in response to the signals REF and EXT/N.

15 The circuit 182 may have an input that may receive the signal UP/DN, an input that may receive the signal COUNT, and an output that may present a signal (e.g., UP/DN). The signal UP/DN may control whether the counter 182 is incremented or decremented in response to the signal COUNT. When the signal COUNT leads the signal UP/DN, the signal UP/DN may be asserted such that the count registered by the circuit 182 will increment. When the signal UP/DN leads the signal COUNT, the signal UP/DN may be asserted such that the count registered by the circuit 182 will decrement. The signal UP/DN may be a clocking signal that may increment/decrement the count registered in the circuit 182. The signal UP/DN may be implemented as a pulse at an edge of the signal COUNT. The circuit 182 may be configured to generate the signals UP/DN and COUNT in response to the signals UP/DN and COUNT.

0325.00484

CD01061

output that may present the signal CTR. The circuit 182 may be configured to generate the signal CTR in response to the signals UP/DN and COUNT. When the signal EXT/N is lost or not asserted, the circuit 180 may not receive an edge of the signal EXT/N and therefore may not produce the signal COUNT. The circuit 182 generally maintains the value of the signal COUNT when the signal EXT/N is lost.

The circuit 184 may have an input that may receive the signal REF, an input that may receive the signal EXT/N, an output that may present the signal DUP, and an output that may present the signal DDN. The circuit 184 may be configured to generate the signals DUP and DDN in response to the phase difference between the signals REF and EXT/N. When the signal EXT/N leads the signal REF, the signal DUP may have an "ON" time that is proportional to the phase difference of the signal EXT/N minus the signal REF. When the signal REF leads the signal EXT/N, the signal DDN may have an "ON" time that is proportional to the phase difference of the signal REF minus the signal EXT/N. The circuit 184 may provide phase compensation (e.g., damping) to the circuit 110'. The circuit 184 may provide improved loop dynamics and/or reduced phase

0325.00484

CD01061

error when compared with a circuit implemented with only the circuits 122', 160, 180, and 182.

While the invention has been particularly shown and described with reference to the preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made without departing from the spirit and scope of the invention.

0325.00484
CD01061